От: D&R SoC NewsAlert [SoC-NewsAlert@design-reuse.com]
Отправлено: 21 декабря 2004 г. 13:58
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - December 21, 2004
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
December 21, 2004    


Michael,
Welcome to issue of December 21, 2004 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: eASIC, Corp.

  • NRE-free Structured ASIC
  • ASIC-like unit-cost, power and performance
  • FPGA-like ease of design (SRAM-LUT)
  • Flexible exchange between logic and distributed memory
  • No minimum volume required
  • Turnaround: < 2 weeks
  • Built-in clock tree, BIST, scan chain and power distribution
  • Easy post-fabrication debug - LUT reload
  • Variety of configurable I/Os
  • Embedded 8051 microcontroller

    Register to receive free budgetary quote and get access to design tools

  • DES and 3DES cipher capable of 1+ Gbps performance from Elliptic Semiconductor
    MMC 4.0 Card Controller Compliance Suite from Arasan Chip Systems
    PDKChek, Independent die-level monitor Semiconductor IP from Ridgetop Group
    AXI Monitor & AXI Interconnect from Synopsys
    Dual Mode 5 Channel Junction Temperature Measurement System from ChipIdea Microelectronics
    Bridging a gap with peripherals
    Mixed-level modeling allows IC virtual prototypes
    SoC package design takes 'bottom-up' tack
    SiPs offer alternative to SoCs for comms
    Multicore designs might force Intel off its bus; Integrated memory controllers may loom large in future designs
    The CTO interview: with Ivo Bolsens of Xilinx
    Dialogue with Sir Robin Saxby
    IP/SOC PRODUCTS
    SafeNet Releases Expanded Line of High Performance SafeXcel IP Security Engines
    STMicroelectronics Wins the Race to Deliver First 65-nm CMOS Design Platform
    Toshiba and NEC Develop Key Technologies for High-Density MRAM
    STRUCTURED ASIC
    Structured ASIC: The Next-Generation Design Technology, Frost & Sullivan Says
    eASIC Granted 11th Patent for its Configurable Logic Technology
    DEALS
    LG Electronics Chooses SH-Mobile for Mobile Phone Handsets
    Atmel Licenses Industry-Leading Gigabit Ethernet Physical Layer Core From National Semiconductor To Power Its Next-Generation Of High Performance System-on-Chip
    Artisan IP Selected by Sandburst for Advanced HIBEAM Chipset; Silicon-Proven IP and Ease of Use Enabled Sandburst's First-Pass Silicon
    Saifun Signs Memory Technology Licensing Agreement with Sony
    Ubicom Selects Denali's Verification IP Products for Chip Development Efforts
    BUSINESS
    IRG Research Initiates Coverage of MIPS Technologies with "Buy"
    HeJian Technology and Artisan Collaborate to Deliver 0.18-Micron Process IP Solutions
    Worldwide Semiconductor Capital Equipment Spending to Decline by 15 Percent in 2005
    Flextronics acquires Deccanet
    FINANCIAL RESULTS
    Silicon Storage Technology (SST) Updates Guidance on Expected Fourth Quarter 2004 Results
    EMBEDDED SYSTEMS
    Upgrade to Accelerated Technology's Nucleus Point-to-Point Protocol Software Benefits Embedded Networking Developers
    Renesas Technology and Discretix Team to Deploy Embedded Security Solutions Using SH-Mobile Processors for 2.5 and 3G Mobile Handsets
    GDA Technologies and Ample Communications Announce Ethernet Switching and Routing Reference Platform
    FOUNDRIES
    Artisan IP Solutions Selected by HHNEC for 0.18-Micron Process
    IBM, Samsung, Infineon, Chartered describe 65-nm process
    FPGA/CPLD
    Avnet Electronics Marketing Announces Immediate Availability Of Xilinx ATCA Design Kit
    EDA
    Tool vendors dispute report of downturn in ESL
    CoWare to Showcase Leading Solutions for Electronic System Level (ESL) Design at VLSI Design 2005 & ICES Conference in Kolkata India, Jan. 3-5, 2005
    OTHER
    PCI-SIG Announces PCI Express Architecture Performance Extension
    ZigBee Alliance Finalizes Specification
    ARC International Named Among UK's "Fast 50" Growth Companies in Annual Deloitte Rankings
    Virtual Silicon's Mobilize Named as Finalist for DesignCon 2004 Design Vision Award
    Mentor Graphics Joins Serial ATA International Organization

    SPONSORED BY: TEMENTO SYSTEMS

    Temento Systems, innovative provider of test, debug and verify solutions for FPGA and Hardware Platforms now offer two Edition of its DiaLite On-Chip Instrumentation tool. The new HDL Fault Finder IP included into the Power Edge Edition allows accurate monitoring and display of logic events contained into your HDL code. Designers have now the possibility to insert Watchpoints and Breakpoints on the instruments and into the code, and make it run concurrently to the instrumentation.

    Click here to know more about Temento


    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    D&R Software IP Catalog :
    A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

    D&R Verification IP Catalog :
    Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there: http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there:
    http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.